

GENERAL DESCRIPTION

OB2333 combines a dedicated current mode PWM controller with a high voltage power MOSFET. It is optimized for high performance, low standby power, and cost effective off-line flyback converter applications in sub 8W range.

OB2333 offers complete protection coverage with automatic self-recovery feature including Cycle-by-Cycle current limiting (OCP), over load protection (OLP), over temperature protection (OTP), over voltage protection and VDD under voltage lockout (UVLO). Excellent EMI performance is achieved with On-Bright proprietary frequency shuffling technique together with soft switching control at the totem pole gate drive output.

The tone energy at below 20KHZ is minimized in the design and audio noise is eliminated during operation.

OB2333 is offered in SOP8 package.

APPLICATIONS

Offline AC/DC flyback converter for

- AC/DC adapter
- PDA power supplies
- Digital Cameras and Camcorder Adapter
- VCR, SVR, STB, DVD&DVCD Player SMPS
- Set-Top Box Power
- Auxiliary Power Supply for PC and Server
- Open-frame SMPS


FEATURES

- Level 5 compliance with < 100mW standby power at universal AC input
- Power on soft start reducing MOSFET Vds stress
- Frequency shuffling for EMI
- Extended burst mode control for improved efficiency and minimum standby power design
- Audio noise free operation
- Fixed 55KHZ (typical) switching frequency
- Internal synchronized slope compensation
- Low VDD startup current and low operating current
- Leading edge blanking on current sense input
- Comprehensive protection coverage
 - VDD under voltage lockout with hysteresis (UVLO)
 - Over temperature protection (OTP) with auto- recovery
 - o On-Bright proprietary line input compensated
 - Cycle-by-Cycle over-current threshold setting for constant output power limiting over universal input voltage range.

OB DOC DS 233301

- Accurate Overload protection (OLP).
- Over voltage protection(OVP)
- Secondary Rectifier Short Protection

TYPICAL APPLICATION



Output Power Table

Product	230VAC±15% 85-265VAC					
	Open Frame ¹	Open Frame ¹				
OB2333	8W	6W				


Notes: 1. Maximum practical continuous power in an open frame design with sufficient drain pattern as a heat sink, at 50 °C ambient. Higher output power is possible with extra added heat sink or air circulation to reduce thermal resistance.



GENERAL INFORMATION

Pin Configuration

The OB2333 is offered in SOP8 package as shown below.



Ordering Information

or doming miles made in			
Part Number	Description		
OB2333CP	SOP8, Pb-free, Tube		
OB2333CPA	SOP8, Pb-free, T&R		

Package Dissipation Rating


Package	RθJA	(°C/W)
SOP8	90	

Note: Drain Pin Connected to 100mm² PCB copper clad.


Absolute Maximum Ratings

Parameter	Value		
Drain Voltage (off state)	-0.3V to BVdss		
VDD Voltage	-0.3V to 30 V		
VDD-G Input Voltage	-0.3V to 30 V		
FB Input Voltage	-0.3 to 7V		
Sense Input Voltage	-0.3 to 7V		
Min/Max Operating Junction Temperature T _J	-40 to 150℃		
Min/Max Storage Temperature T _{stg}	-55 to 150℃		
Lead Temperature (Soldering, 10secs)	260℃		

Note: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.



Marking Information




Y:Year Code WW:Week Code(01-52) ZZZ:Lot Code C:SOP8 Package P:Pb-free Package S:Internal Code(Optional)



TERMINAL ASSIGNMENTS

Pin Name	I/O	Description
FB	I	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin
LD		and the current-sense signal at Pin 4.
VDD-G	Р	Internal Gate Driver Power Supply
VDD	Р	IC DC power supply Input
SENSE	I	Current sense input
Drain	0	HV MOSFET Drain Pin. The Drain pin is connected to the primary lead of the
		transformer
GND	Р	Ground

BLOCK DIAGRAM






ELECTRICAL CHARACTERISTICS


(T_A = 25°C, VDD=16V, unless otherwise noted)


Symbol	SV, unless otherwise noted) Parameter	Test Conditions	Min	Тур	Max	Unit
Supply Voltage (V	DD)					
Istartup	VDD Start up Current VDD=11V,Measure Leakage current into VDD			5	20	uA
I_VDD_Operation	Operation Current	V _{FB} =3V		1.6		mA
UVLO(ON)	VDD Under Voltage Lockout Enter		7.0	8.0	9.0	٧
UVLO(OFF)	VDD Under Voltage Lockout Exit (Recovery)		15.2	16.2	17.2	V
OVP(ON)	Over voltage protection voltage	CS=0V,FB=3V Ramp up VDD until gate clock is off	27.5	29	30.5	V
Feedback Input Se	ection(FB Pin)					
V _{FB} Open	V _{FB} Open Loop Voltage		4.9	5.5	6.1	V
I _{FB} _Short	FB pin short circuit current	Short FB pin to GND and measure current		0.35		mA
V _{TH} _0D	Zero Duty Cycle FB Threshold Voltage	(7)		0.8		V
V _{TH} _PL	Power Limiting FB Threshold Voltage			4.6		V
T _D _PL	Power limiting Debounce Time			50		mSec
Z _{FB} _IN	Input Impedance			15.7		Kohm
Current Sense Inp	ut(Sense Pin)					
Soft start time				4		ms
T_blanking	Leading edge blanking time			270		ns
Z _{SENSE} _IN	Input Impedance			40		Kohm
T _D _OC Over Current Detection and Control Delay Internal Current Limiting		From Over Current Occurs till the gate driver output start to turn off		80		nSec
		FB=3.3V	0.72	0.77	0.82	V
Oscillator	100					
Fosc	Normal Oscillation Frequency		50	55	60	KHZ
△f_Temp	Frequency Temperature Stability			5		%
△f_VDD	Frequency Voltage Stability			5		%
D_max	Maximum duty cycle	FB=3.3V, CS =0V	65	75	85	%
F_Burst	Burst Mode Base Frequency			22		KHZ
Mosfet Section						
BVdss	MOSFET Drain-Source Breakdown Voltage		600			V
Rdson	Static Drain to Source On Resistance			12	15	Ω
Frequency Shuffling						
Δf_OSC Frequency Modulation range /Base frequency			-4		4	%
Over temperature	protection					
Over temperature p	rotection trip point			150		$^{\circ}$ C


CHARACTERIZATION PLOTS


(The characteristic graphs are normalized at Ta=25°C)



















OPERATION DESCRIPTION

The OB2333 is a low power off-line SMPS Switcher optimized for off-line flyback converter applications in sub 8W power range. The 'Extended burst mode' control greatly reduces the standby power consumption and helps the design easily to meet the international power conservation requirements.

Startup Current and Start up Control

Startup current of OB2333 is designed to be very low so that VDD could be charged up above UVLO threshold level and device starts up quickly. A large value startup resistor can therefore be used to minimize the power loss yet achieve a reliable startup in application. For AC/DC adapter with universal input range design, a 2 $M\Omega,\,1/8$ W startup resistor could be used together with a VDD capacitor to provide a fast startup and yet low power dissipation design solution.

Operating Current

The Operating current of OB2333 is low at 1.6mA (typical). Good efficiency is achieved with OB2333 low operating current together with the 'Extended burst mode' control features.

Soft Start

OB2333 features an internal 4ms (typical) soft start to soften the electrical stress occurring in the power supply during startup. It is activated during the power on sequence. As soon as VDD reaches UVLO(OFF), the peak current is gradually increased from nearly zero to the maximum level of 0.77V. Every restart up is followed by a soft start.

Frequency shuffling for EMI improvement

The frequency Shuffling (switching frequency modulation) is implemented in OB2333. The oscillation frequency is modulated so that the tone energy is spread out. The spread spectrum minimizes the conduction band EMI and therefore eases the system design.

Extended Burst Mode Operation

At light load or zero load condition, most of the power dissipation in a switching mode power supply is from switching loss on the MOSFET, the core loss of the transformer and the loss on the snubber circuit. The magnitude of power loss is in proportion to the switching frequency. Lower switching frequency leads to the reduction on the power loss and thus conserves the energy.

The switching frequency is internally adjusted at no load or light load condition. The switch

frequency reduces at light/no load condition to improve the conversion efficiency. At light load or no load condition, the FB input drops below burst mode threshold level and device enters Burst Mode control. The gate drive output switches only when VDD voltage drops below a preset level and FB input is active to output an on state. Otherwise the gate drive remains at off state to minimize the switching loss and reduces the standby power consumption to the greatest extend.

The switching frequency control also eliminates the audio noise at any loading conditions.

Oscillator Operation

The switching frequency of OB2333 is internally fixed at 55KHZ. No external frequency setting components are required for PCB design simplification.

• Current Sensing and Leading Edge Blanking
Cycle-by-Cycle current limiting is offered in
OB2333 current mode PWM control. The switch
current is detected by a sense resistor into the
sense pin. An internal leading edge blanking
circuit chops off the sensed voltage spike at initial
internal power MOSFET on state due to snubber
diode reverse recovery and surge gate current of
internal power MOSFET so that the external RC
filtering on sense input is no longer needed. The
current limiting comparator is disabled and cannot
turn off the internal power MOSFET during the
blanking period. The PWM duty cycle is
determined by the current sense input voltage and
the FB input voltage.

Internal Synchronized Slope Compensation

Built-in slope compensation circuit adds voltage ramp onto the current sense input voltage for PWM generation. This greatly improves the close loop stability at CCM and prevents the sub-harmonic oscillation and thus reduces the output ripple voltage.

Driver

The internal power MOSFET in OB2333 is driven by a dedicated gate driver for power switch control. Too weak the gate drive strength results in higher conduction and switch loss of MOSFET while too strong gate drive results in the compromise of EMI.

A good tradeoff is achieved through the built-in totem pole gate design with right output strength and dead time control. The low idle loss and good EMI system design is easier to achieve with this dedicated control scheme.



In addition to the gate drive control scheme mentioned, the gate drive strength can also be adjusted externally by a resistor connected between VDD and VDDG, the falling edge of the Drain output can be well controlled. It provides great flexibility for system EMI design.

Protection Controls

Good power supply system reliability is achieved with its rich protection features including Cycle-by-Cycle current limiting (OCP), Over Load Protection (OLP), over voltage protection and Under Voltage Lockout on VDD (UVLO).

With On-Bright Proprietary technology, the OCP is line voltage compensated to achieve constant output power limit over the universal input voltage range.

At overload condition when FB input voltage exceeds power limit threshold value for more than TD_PL, control circuit reacts to shut down the switcher. Switcher restarts when VDD voltage drops below UVLO limit. Similarly, control circuit

shutdowns the power MOSFET when an Over Temperature condition is detected or the sense pin is opened


VDD is supplied by transformer auxiliary winding output. When VDD voltage exceeds the internal OVP threshold voltage (29V, typical) due to abnormal conditions, The power MOSFET is shut down until VDD drops below 8V (typical), and device enters power on restart-up sequence thereafter.

When the secondary rectifier is shorted, the transformer acts like a leakage inductance. Meanwhile, the current spike is extremely high. During high line input, the current in power MOSFET is too high to wait for OLP delay time. To offer reliable design, OB2333 shut down the switcher and enter into auto-recovery mode in this case.



PACKAGE MECHANICAL DATA

SOP8 PACKAGE OUTLINE DIMENSIONS



Symbol	Dimensions In Millimeters		Dimensions In Inches		
Symbol	Min	Max	Min	Max	
Α	1.350	1.750	0.053	0.069	
A1	0.050	0.250	0.002	0.010	
A2	1.250	1.650	0.049	0.065	
b	0.310	0.510	0.012	0.020	
С	0.100	0.250	0.004	0.010	
D	4.700	5.150	0.185	0.203	
E	3.800	4.000	0.150	0.157	
E1	5.800	6.200	0.228	0.244	
е	1.270 (BSC)		0.050 (BSC)		
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	



IMPORTANT NOTICE

RIGHT TO MAKE CHANGES

On-Bright Electronics Corp. reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

WARRANTY INFORMATION

On-Bright Electronics Corp. warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with its standard warranty. Testing and other quality control techniques are used to the extent it deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. On-Bright Electronics Corp. assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using On-Bright's components, data sheet and application notes. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

LIFE SUPPORT

On-Bright Electronics Corp.'s products are not designed to be used as components in devices intended to support or sustain human life. On-bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in medical applications.

MILITARY

On-Bright Electronics Corp.'s products are not designed for use in military applications. On-Bright Electronics Corp. will not be held liable for any damages or claims resulting from the use of its products in military applications.