

FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Features

- RF Bandwidth: 1025-1150, 2050-2300, 4100-4600 MHz
- Ultra Low Phase Noise
 -112 dBc/Hz in Band Typ.
- Figure of Merit (FOM) -230 dBc/Hz
- <180 fs RMS Jitter


- 24-bit Step Size, Resolution 3 Hz typ
- Exact Frequency Mode
- · Built in Digital Self Test
- 40 Lead 6x6 mm SMT Package: 36 mm²

Typical Applications

- Cellular/4G Infrastructure
- Repeaters and Femtocells
- · Communications Test Equipment
- CATV Equipment

- · Phased Array Applications
- · DDS Replacement
- · Very High Data Rate Radios

Functional Diagram







FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

General Description

The HMC837LP6CE is a fully functioned Fractional-N Phase-Locked-Loop (PLL) Frequency Synthesizer with an Integrated Voltage Controlled Oscillator (VCO). The synthesizer consists of an integrated low noise VCO with a triband output, an autocalibration subsystem for low voltage VCO tuning, a very low noise digital Phase Detector (PD), a precision controlled charge pump, a low noise reference path divider and a fractional divider.

The fractional synthesizer features an advanced delta-sigma modulator design that allows both ultra-fine step sizes and low spurious products. The phase detector (PD) features cycle slip prevention (CSP) technology to allow faster frequency hopping times. Ultra low in-close phase noise and low spurious also allows wider loop bandwidths for faster frequency hopping and low micro-phonics.

For theory of operation and register map refer to the "PLLs with Integrated VCOs - RF VCOs Operating Guide". To view the Operating Guide, please visit www.hittite.com and choose HMC837LP6CE from the "Search by Part Number" pull down menu.

Electrical Specifications VPPCP, VDDCP, VCC1, VCC2 = 5V; RVDD, AVDD, DVDD3V, VCCPD, VCCHF, VCCPS = 3.3V GNDCP = GNDLS = Ground Paddle = 0V, Min and Max Specified across Temp

Parameter	Condition	Min.	Тур.	Max.	Units
RF Output Characteristics					
VCO Frequency at PLL Input		2050		2300	MHz
RF Output Frequency at f _{VCO} /2		1025		1150	MHz
RF Output Frequency at f _{VCO}		2050		2300	MHz
RF Output Frequency at 2f _{VCO}		4100		4600	MHz
Output Power					
RF Output Power at f _{VCO} /2		11	12	13	dBm
RF Output Power at f _{VCO}	matched at the frequency of interest, vs temperature	9	10.5	12	dBm
RF Output Power at 2f _{VCO}	interest, vs temperature	-3	-0.5	2	dBm
VCO Tuning Sensitivity	Measured at fo, 2V	9.7	12.4	16.5	MHz/V
VCO Supply Pushing	Measured at fo, 2V		1		MHz/V
Harmonics					
RF Output Fout/2 Harmonic	Doubler Mode		-26		dBc
RF Output 3 Fout/2 Harmonic	Doubler Mode		-47		dBc
RF Output 2nd Harmonic	fo/2/fo/2fo		-26 / -21 / -46		dBc
RF Output 5 Fout/2 Harmonic	Doubler Mode		-55		dBc
RF Output 3rd Harmonic	fo/2/fo/2fo		-26 / -34/ -44		dBc
RF Output 7 Fout/2 Harmonic	Doubler Mode		-61		dBc
RF Output 4th Harmonic	fo/2/fo/2fo		-25/ -52 / -61		dBc
RF Divider Characteristics					
19-Bit N-Divider Range (Integer)	Max = 2 ¹⁹ - 1			524,287	
19-Bit N-Divider Range (Fractional)	Fractional nominal divide ratio varies (-3 / +4) dynamically max			524,283	
REF Input Characteristics					
Max Ref Input Frequency			50	200	MHz
Ref Input Range	AC Coupled	1	2	3.3	Vp-p
Ref Input Capacitance				5	pF
14-Bit R-Divider Range		1		16,383	





FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Electrical Specifications (Continued)

v00.1210

Parameter	Condition	Min.	Тур.	Max.	Units
Phase Detector (PD)					
PD Frequency Fractional Feedback Mode	[1]	0.1		100	MHz
PD Frequency Fractional Feedforward Mode (and Register 6 [17:16] = 10)		0.1		80	MHz
PD Frequency Integer Mode		0.1		125	MHz
Charge Pump				•	
Output Current		0.02		2.54	mA
Charge Pump Gain Step Size			20		μΑ
PD/Charge Pump SSB Phase Noise	50 MHz Ref, Input Referred				
1 kHz			-143		dBc/Hz
10 kHz	Add 1 dB for Fractional		-150		dBc/Hz
100 kHz	Add 3 dB for Fractional		-153		dBc/Hz
Logic Inputs					
VIH Input High Voltage		DVDD3V-0.4		DVDD3V	V
VIL Input Low Voltage		0		0.4	V
Logic Outputs					
VOH Output High Voltage		DVDD3V-0.4		DVDD3V	V
VOL Output Low Voltage		0		0.4	V
Power Supply Voltages					
Analog 3.3V Supplies	AVDD, VCCHF, VCCPS, VCCPD, RVDD	3.0	3.3	3.5	V
Digital Supply	DVDD3V	3.0	3.3	3.5	V
Analog 5V Supplies	VPPCP, VDDCP, VCC1, VCC2	4.8	5	5.2	V
Power Supply Currents					
+5V Analog Charge Pump	VPPCP, VDDCP		5.3		mA
+5V VCO Core and PLL Buffer	VCC2		56		mA
+5V VCO Divider and RF Buffer	VCC1		36		mA
+3.3V Analog	AVDD, VCCHF, VCCPS, VCCPD, RVDD		41		mA
+3.3V Digital	DVDD3V		6.5		mA
Power Down - Crystal Off	Reg 01h=0, Crystal Not Clocked		10		μА
Power Down - Crystal On, 100 MHz	Reg 01h=0, Crystal Clocked 100 MHz		10	200	μА
Power on Reset					
Typical Reset Voltage on DVDD			700		mV
Min DVDD Voltage for No Reset		1.5			V
Power on Reset Delay			250		μs
VCO Open Loop Phase Noise at fo/2					
10 kHz Offset			-91		dBc/Hz

[1] This maximum phase detector frequency can only be achieved if the minimum N value is respected. eg. In the case of fractional feedback mode, the maximum PFD rate = fvco/20 or 100 MHz, whichever is less.





FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Electrical Specifications (Continued)

Parameter	Condition	Min.	Тур.	Max.	Units
1 MHz Offset			-147		dBc/Hz
10 MHz Offset			-161		dBc/Hz
100 MHz Offset			-168		dBc/Hz
VCO Open Loop Phase Noise at fo	•				
10 kHz Offset			-85		dBc/Hz
100 kHz Offset			-114		dBc/Hz
1 MHz Offset			-141		dBc/Hz
10 MHz Offset			-162		dBc/Hz
100 MHz Offset			-171		dBc/Hz
VCO Open Loop Phase Noise at 2fo	·				
10 kHz Offset			-79		dBc/Hz
100 kHz Offset			-108		dBc/Hz
1 MHz Offset			-135		dBc/Hz
10 MHz Offset			-153		dBc/Hz
100 MHz Offset			-166		dBc/Hz
Closed Loop Phase Noise PLL + VCO at	t fvco with 93 KHz BW Loop Filte	r Design ^[3]			
Integer, 100 MHz PD	1 kHz Offset		-113		dBc/Hz
Integer, 100 MHz PD	10 kHz Offset		-111		dBc/Hz
Integer, 100 MHz PD	100 kHz Offset		-112		dBc/Hz
Integer, 100 MHz PD	1 MHz Offset		-141		dBc/Hz
Integer, 100 MHz PD	10 MHz Offset		-162		dBc/Hz
Integer, 100 MHz PD	100 MHz Offset		-171		dBc/Hz
Integrated Phase Noise			-58.1		dBc
RMS Jitter	from 10 KHz to 100MHz		132.5		fsec
Fractional, 100 MHz PD	1 kHz Offset		-112		dBc/Hz
Fractional, 100 MHz PD	10 kHz Offset		-111		dBc/Hz
Fractional, 100 MHz PD	100 kHz Offset		-112		dBc/Hz
Fractional, 100 MHz PD	1 MHz Offset		-141		dBc/Hz
Fractional, 100 MHz PD	10 MHz Offset		-162		dBc/Hz
Fractional, 100 MHz PD	100 MHz Offset		-171		dBc/Hz
Integrated Phase Noise			-58.4		dBc
RMS Jitter	from 10 KHz to 100MHz		128.5		fsec
Closed Loop Phase Noise PLL + VCO at	t fvco with 176K Hz Loop Filter D	esign ^[4]			
Integer, 100 MHz PD	1 kHz Offset		-115		dBc/Hz
Integer, 100 MHz PD	10 kHz Offset		-118		dBc/Hz
Integer, 100 MHz PD	100 kHz Offset		-114		dBc/Hz
Integer, 100 MHz PD	1 MHz Offset		-141		dBc/Hz
Integer, 100 MHz PD	10 MHz Offset		-162		dBc/Hz
Integer, 100 MHz PD	100 MHz Offset		-171		dBc/Hz
Integrated Phase Noise			-62		dBc
RMS Jitter	from 10 KHz to 100MHz		87.5		fsec
Fractional, 100 MHz PD	1 kHz Offset		-113		dBc/Hz





FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Electrical Specifications (Continued)

Parameter	Condition	Min.	Тур.	Max.	Units
Fractional, 100 MHz PD	10 kHz Offset	IVIIII.	-117	Wax.	dBc/H
Fractional, 100 MHz PD	100 kHz Offset		-114		dBc/H
,	1 MHz Offset		-139		dBc/H
Fractional, 100 MHz PD			-161		dBc/H
Fractional, 100 MHz PD	10 MHz Offset			-	+
Fractional, 100 MHz PD	100 MHz Offset		-171		dBc/H
Integrated Phase Noise	from 10 KHz to 100MHz		-61.2		dBc
RMS Jitter		- I (5)	92.5		fsec
losed Loop Phase Noise PLL + VCO at		er Design[5]		T	
Integer, 50 MHz PD	1 kHz Offset		-112		dBc/H
Integer, 50 MHz PD	10 kHz Offset		-108		dBc/H
Integer, 50 MHz PD	100 kHz Offset		-111		dBc/H
Integer, 50 MHz PD	1 MHz Offset		-141		dBc/H
Integer, 50 MHz PD	10 MHz Offset		-163		dBc/H
Integer, 50 MHz PD	100 MHz Offset		-171		dBc/H
Integrated Phase Noise	f 40 KH - 4- 400MH-		-55.6		dBc
RMS Jitter	from 10 KHz to 100MHz		177		fsec
Fractional, 50 MHz PD	1 kHz Offset		-110		dBc/F
Fractional, 50 MHz PD	10 kHz Offset		-108		dBc/F
Fractional, 50 MHz PD	100 kHz Offset		-110		dBc/F
Fractional, 50 MHz PD	1 MHz Offset		-141		dBc/F
Fractional, 50 MHz PD	10 MHz Offset		-163		dBc/F
Fractional, 50 MHz PD	100 MHz Offset		-171		dBc/F
Integrated Phase Noise			-55.8		dBc
RMS Jitter	from 10 KHz to 100MHz		171		fsec
losed Loop Phase Noise PLL + VCO at	fvco with 142 KHz Loop Filter D	esign ^[6]	•		
Integer, 50 MHz PD	1 kHz Offset		-114		dBc/F
Integer, 50 MHz PD	10 kHz Offset		-112		dBc/F
Integer, 50 MHz PD	100 kHz Offset		-114		dBc/F
Integer, 50 MHz PD	1 MHz Offset		-141		dBc/F
Integer, 50 MHz PD	10 MHz Offset		-162	1	dBc/F
Integer, 50 MHz PD	100 MHz Offset		-171		dBc/F
Integrated Phase Noise			-60	1	dBc
RMS Jitter	from 10 KHz to 100MHz		106.8		fsec
Fractional, 50 MHz PD	1 kHz Offset		-111		dBc/F
Fractional, 50 MHz PD	10 kHz Offset		-112		dBc/F
Fractional, 50 MHz PD	100 kHz Offset		-113		dBc/F
Fractional, 50 MHz PD	1 MHz Offset		-135		dBc/F
Fractional, 50 MHz PD	10 MHz Offset		-154	+	dBc/F
r radional, do wil iz i D	100 MHz Offset		-171	+	dBc/F
Fractional 50 MHz PD	100 IVII IZ OTISEL			+	
Fractional, 50 MHz PD			-50 /		
Integrated Phase Noise	from 10 KHz to 100MHz		-59.4		
•	from 10 KHz to 100MHz Normalized 1 Hz		-59.4 114		dBc fsec





FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Electrical Specifications (Continued)

Parameter	Condition	Min.	Тур.	Max.	Units
Floor Fractional Mode			-227		dBc/Hz
Flicker (Both Modes)			-268		dBc/Hz

[2] The Close Loop Phase Noise PLL+VCO at fvco/2 can be calculated by subtracting 6dB. The Close Loop Phase Noise PLL+VCO at 2fvco can be calculated by adding 6dB.

Loop Filter Configuration Table

Loop Filter Configura- tion	C1 (pF)	C2 (nF)	C3 (pF)	C4 (pF)	R2 (kΩ)	R3 (kΩ)	R4 (kΩ)	Loop Filter Design
[3]	820	15	130	130	0.39	1	1	CP R3 R4 VTUNE
[4]	120	5.1	82	82	0.75	1	1	$\begin{array}{c c} & \downarrow & \\ \hline & \\ c_1 & \hline \end{array} \begin{array}{c} R_2 & \stackrel{\perp}{\longrightarrow} & \stackrel{\perp}{\longrightarrow} \\ \hline & c_3 & \hline \end{array} \begin{array}{c} \\ \hline \end{array}$
[5]	270	10	150	150	0.68	2	2	
[6]	120	5.6	68	68	1.2	1	1	=




RoHS V


FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Closed Loop Integer Phase Noise


v00.1210




Typical Closed Loop Fractional Phase Noise [1]




Free Running Phase Noise




Typical Tuning Curves vs. Switch Position



Free Running VCO Phase Noise Over Temperature



Typical VCO Tuning Voltage After Calibration




[1] RMS Jitter data are measured from 10KHz to 100MHz bandwidth.





FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Typical VCO Sensitivity vs. Cap @ Fo Voltage



Typical Output Power - Narrow Band Match





Figure of Merit







FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Pin Descriptions

Pin Number	Function	Description
1	AVDD	DC Power Supply for analog circuitry.
2, 5, 6, 8, 9, 11 - 14, 18 - 22, 24, 26, 34, 37, 38	N/C	The pins are not connected internally; however, all data shown herein was measured with these pins connected to RF/DC ground externally.
3	VPPCP	Power Supply for charge pump analog section
4	CP	Charge Pump Output
7	VDDCP	Power Supply for the charge pump digital section
10	RVDD	Reference Supply
15	XREFP	Reference Oscillator Input
16	DVDD3V	DC Power Supply for Digital (CMOS) Circuitry
17	CEN	Chip Enable. Connect to logic high for normal operation.
23	VTUNE	VCO Varactor. Tuning Port Input.
25	VCC2	VCO Analog Supply 2
27	VCC1	VCO Analog Supply 1
28	RF_N ^[1]	RF Positive Output
29	RF_P ^[1]	RF Negative Output
30	SEN	PLL Serial Port Enable (CMOS) Logic Input
31	SDI	PLL Serial Port Data (CMOS) Logic Input
32	SCK	PLL Serial Port Clock (CMOS) Logic Input
33	LD_SDO	Lock Detect, or Serial Data, or General Purpose (CMOS) Logic Output (GPO)
35	VCCHF	DC Power Supply for Analog Circuitry
36	VCCPS	DC Power Supply for Analog Prescaler
39	VCCPD	DC Power Supply for Phase Detector
40	BIAS	External bypass decoupling for precision bias circuits. Note: 1.920V \pm 20mV reference voltage (BIAS) is generated internally and cannot drive an external load. Must be measured with 10G Ω meter such as Agilent 34410A, normal 10M Ω DVM will read erroneously.

^[1] For doubler mode of operation, pin 28 (RF_N) and pin 29 (RF_P) outputs must be shorted together.

v00.1210



RoHS V

FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz


Absolute Maximum Ratings

AVDD, RVDD, DVDD3V, VCCPD, VCCHF, VCCPS	-0.3V to +3.6V				
VPPCP, VDDCP, VCC1	-0.3V to +5.8V				
VCC2	-0.3V to +5.5V				
Operating Temperature	-40°C to +85°C				
Storage Temperature	-65°C to 125°C				
Maximum Junction Temperature	125 °C				
Thermal Resistance (R _{TH}) (junction to ground paddle)	20 °C/W				
Reflow Soldering					
Peak Temperature	260°C				
Time at Peak Temperature	40 sec				
ESD Sensitivity (HBM)	Class 1B				

v00.1210

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Outline Drawing



- 3. LEAD SPACING TOLERANCE IS NON-CUMULATIVE
- 4. PAD BURR LENGTH SHALL BE 0.15mm MAXIMUM. PAD BURR HEIGHT SHALL BE 0.05mm MAXIMUM.
- 5. PACKAGE WARP SHALL NOT EXCEED 0.05mm.
- 6. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
- 7. REFER TO HITTITE APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.

Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [1]
HMC837LP6CE	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1	<u>H837</u> XXXX


[1] 4-Digit lot number XXXX





FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Evaluation PCB



v00.1210

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 Ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

Evaluation PCB Schematic

To view this <u>Evaluation PCB Schematic</u> please visit <u>www.hittite.com</u> and choose HMC837LP6CE from the "Search by Part Number" pull down menu to view the product splash page.

Evaluation Order Information

Item	Contents	Part Number
Evaluation DCB Only	HMC837LP6CE F ₀ /2 & F ₀ Evaluation PCB	EVAL01-HMC837LP6CE
Evaluation PCB Only	HMC837LP6CE 2xF ₀ Evaluation PCB	EVAL02-HMC837LP6CE
Eurhalian Kit	HMC837LP6CE F _o /2 & F _o Evaluation PCB USB Interface Board 6' USB A Male to USB B Female Cable CD ROM (Contains User Manual, Evaluation PCB Schematic, Evaluation Software, Hittite PLL Design Software)	131995-HMC837LP6CE
Evaluation Kit	HMC837LP6CE 2xF _o Evaluation PCB USB Interface Board 6' USB A Male to USB B Female Cable CD ROM (Contains User Manual, Evaluation PCB Schematic, Evaluation Software, Hittite PLL Design Software)	131997-HMC837LP6CE



v00.1210

RoHS (E)

ANALOGDEVICES

FRACTIONAL-N PLL WITH INTEGRATED VCO 1025 - 1150, 2050 - 2300, 4100 - 4600 MHz

Notes:

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

HMC837LP6CE HMC837LP6CETR 131997-HMC837LP6CE 131995-HMC837LP6CE EVAL01-HMC837LP6CE